# Soft-Switched Interleaved Boost Converters for High Step-Up and High-Power Applications 

Sungsik Park, Yohan Park, Sewan Choi, Woojin Choi, and Kyo-Beum Lee


#### Abstract

This paper proposes a generalized scheme of new softswitching interleaved boost converters that is suitable for high step-up and high-power applications. The proposed converter is configured with proper numbers of series and parallel connected basic cells in order to fulfill the required output voltage and power levels, respectively. This leads to flexibility in device selection resulting in high component availability and easy thermal distribution. Design examples of determining the optimum circuit configuration for given output voltage and power level are presented. Experimental results from a $1.5-\mathrm{kW}$ prototype are provided to validate the proposed concept.


Index Terms-Continuous conduction mode (CCM), high stepup, high voltage gain, multiphase, nonisolated, soft-switched.

## I. Introduction

RECENTLY, high step-up dc-dc converters that do not require isolation have been used in many applications, such as dc back-up energy systems for uninterruptible power system, renewable energy systems, fuel cell systems, and hybrid electric vehicles. Generally, the high step-up dc-dc converter for these applications has the following requirements.

1) High step-up voltage gain. Sometimes the voltage gain could be more than 10 .
2) High current handling capability.
3) High efficiency at a desired level of volume and weight.
4) Low-input current ripple.

In order to provide high output voltage, the classical boost converter should operate at extremely duty cycle, and then the rectifier diode must sustain a short pulse current with high amplitude. This results in severe reverse recovery as well as high EMI problems. Using an extreme duty cycle may also lead to poor dynamic responses to line and load variations. Moreover, in the high step-up dc-dc converter the input current is usually large,

[^0]and hence low-voltage-rated MOSFETs with small $R_{\mathrm{DS}(\mathrm{ON})}$ are necessary in order to reduce the dominating conduction loss. However, the switch in the classical boost converter should sustain high output voltage as well, and therefore, the device selection is faced with a contradiction.

A lot of high step-up dc-dc converter topologies have been presented to overcome the aforementioned problem. Converters with coupled inductors [1]-[5] can provide high output voltage without extreme duty cycle and yet reduce the switch voltage stress. The reverse recovery problem associated with rectifier diode is also alleviated. However, in [1] the efficiency is degraded due to the losses associated with leakage energy of the coupled inductor. In [2] and [3] the leakage energy of the coupled inductor is effectively recycled. However, the converter presented in [2] has high resonating currents through both the magnetizing inductance and the power switch. In the integrated boost-flyback step-up converter [3] the turn ratio of the coupling inductor should be increased as the required output voltage increases, which makes the flyback subconverter handle higher output power leading to large power loss in the flyback converter diode. In fact, these topologies incorporating the flyback transformer [2], [3] is not suitable for high step-up and high-power applications since the capacity of the magnetic core should substantially be increased as the required output power is increased. A solution to these problems has been presented at the expense of increased number of components [4], [5]. Also, most of the high step-up converters with the coupling inductor has large input current ripple due to the operation of the coupling inductor.

High step-up dc-dc converters based on the switchedcapacitor circuit [6]-[11] have been presented for low power applications. The switched-capacitor converter [6], [7] does not employ any inductor making it feasible to achieve high power density. However, the efficiency could be reduced to allow output voltage regulation. In [8] the switched capacitor circuit is integrated within a boost converter to achieve output voltage regulation without decreasing efficiency, but the numbers of components are high, and input current ripple is considerable. Single-switch topologies based on the switched-capacitor circuit [9], [10] and switched-capacitor/switched-inductor hybrid structure [11] exhibit continuous input current and reduced switch and diode voltage stresses. The major drawback of theses topologies is that attainable voltage gains and power levels without degrading system performances are restricted. The effective way of extending these schemes to achieve higher voltage gain or power level has not been discussed.

Meantime, it has been demonstrated in many high current applications that the interleaved technique provides advantages


Fig. 1. Basic cell of the proposed interleaving high step-up converter.
of handling high current and reducing the passive component size [12], [13]. A cascade structure of the interleaved boost converter [14] can provide a fairly high output voltage without the extreme duty cycle, but the switch and diode voltage stresses at the second stage is equal to output voltage. High gain interleaved converters that connect the two converters in parallel at the input and series at the output [15], [16] achieve higher output voltage with reduced switch and diode voltage stresses, but attainable voltage gain is not very high. Hard switching operation also degrades the efficiency and limits the switching frequency.

Soft switching techniques should also be employed in order to achieve high efficiency at a desired level of volume and weight. They are more preferable if required power level gets higher. Most of the aforementioned high step-up dc-dc converters are hard switched and not suitable for high-efficiency and highpower applications. A soft-switching interleaved boost converter with coupling inductor [17] exhibits high voltage gain and zero volt switch (ZVS) and zero current switch (ZCS) operations of switches. However, this topology still has considerable input current ripple and high number of component. Improved high step-up converter topologies [18]-[20] have been presented to provide interleaving, soft switching, and extendibility.

Therefore, preferable features of the high step-up dc-dc converter for high-efficiency, high-power applications are softswitching, interleaving, low-input current ripple, reduced number of components, low component ratings, extendibility, and low volume and weight.

In this paper, a new interleaved high step-up dc-dc converter for high-efficiency, high-power applications are presented. The proposed converter has the following advantages.

1) Reduced voltage stresses of switches and diodes.
2) ZVS turn-on of the switches and ZCS turn-off of the diodes.
3) Low-input current ripple due to the interleaved structure.
4) Reduced energy volumes of most passive components.
5) Extendibility to desired voltage gain and power level.

The operating principles along with a design example of the proposed converter are described. Experimental results from a $1.5-\mathrm{kW}$ prototype are also provided to validate the proposed concept.

## II. Proposed Interleaved High Step-up Converter

## A. Generalized Multiphase DC-DC Converter

Fig. 1 shows a basic cell used as a building block to build the proposed high step-up converter. The basic cell consists of an input filter inductor, a switch leg and diode leg, and an auxiliary
inductor, and capacitor. Fig. 2 shows the generalized circuit of the proposed converter with $N$ and $P$, where $N$ is the number of output series-connected basic cell and $P$ is the number of output parallel-connected basic cell, respectively, meaning that there exist totally $N \cdot P$ basic cells. The diode leg of $n p$ th basic cell is connected to the output capacitor $C_{3, n}$, where $n=1,2$, $3, \ldots, N$ and $p=1,2,3, \ldots, P$, and output capacitors $C_{3,1}$ to $C_{3, N}$ are connected in series on top of output capacitor $C_{1}$ to form the output voltage. That is, " $N$ " could be increased to get higher output voltage while " $P$ " could be increased to get higher output power. It should be noted that the voltage rating of switches can be reduced by increasing $N$ and the current rating of them can be reduced by increasing $N$ or $P$. Also, the voltage and current ratings of diodes can be reduced by increasing $N$ and $P$, respectively. Therefore, optimum devices in the sense of cost and availability can be selected by proper choice of $N$ and $P$.

The interleaving technique can be applied to reduce the size of input filter inductors and output filter capacitors. Therefore, " $N$ " and " $P$ " can properly be chosen according to given output voltage and power level. This could give flexibility in device selection resulting in optimized design even under harsh design specifications.

## B. Voltage Conversion Ratio

The key waveforms of the generalized high step-up dc-dc converter are shown in Fig. 3. The interleaved asymmetrical pulse width modulation switching is applied, that is, $D$ and $1-D$ are the duty cycles of lower and upper switches of a leg, respectively, and each leg is interleaved with a phase difference of $2 \pi /(N \cdot P)$.

To obtain the voltage gain of the proposed converter, it is assumed that the voltages across $C_{1}, C_{2, n p}$, and $C_{3, n}$ are constant during the switching period of $T_{S}$. The output voltage is given by

$$
\begin{equation*}
V_{o}=V_{C 1}+V_{C 3,1}+\cdots+V_{C 3, N} \tag{1}
\end{equation*}
$$

or

$$
\begin{equation*}
V_{o}=\frac{N+1}{1-D_{\mathrm{eff}}} V_{i} \tag{2}
\end{equation*}
$$

where the effective duty $D_{\text {eff }}$ is defined by

$$
\begin{equation*}
D_{\mathrm{eff}}=D-\Delta D \tag{3}
\end{equation*}
$$

where $\Delta D=D_{2}+D_{1}$ is the duty loss. The output voltage can also be expressed as

$$
\begin{equation*}
V_{o}=\frac{N+1}{1-D} V_{i}-\Delta V \tag{4}
\end{equation*}
$$

where $\Delta V$ is the voltage drop caused by the duty loss $\Delta D$. From (2), (3), and (4) the voltage drop $\Delta V$ can be obtained by

$$
\begin{equation*}
\Delta V=\frac{\Delta D \cdot V_{i} \cdot(N+1)}{(1-D)(1-D+\Delta D)} \tag{5}
\end{equation*}
$$

According to volt-second balance principle on $L_{2}$, the capacitor voltage $V_{C 2, n p}$ can be obtained by

$$
\begin{equation*}
V_{C 2, n p}=V_{C 1}+V_{C 3, n}(1-D-\Delta D) \tag{6}
\end{equation*}
$$



Fig. 2. Generalized circuit topology of the proposed interleaved high step-up dc-dc converter ( $N$ is the number of output series-connected basic cell, and $P$ is the number of the output parallel-connected basic cell).
where $V_{C 1}$ and $V_{C 3, n}$ can be expressed as

$$
\begin{align*}
V_{C 1} & =\frac{1}{1-D} V_{i}  \tag{7}\\
V_{C 3, n} & =\frac{1}{1-D} V_{i}-\frac{\Delta V}{N} \tag{8}
\end{align*}
$$

In the mean time, since the output load current equals the average current of $D_{U, n p}$ and $D_{L, n p}$ the following equations can be derived:

$$
\begin{equation*}
I_{\mathrm{DU}, \mathrm{av}}=I_{\mathrm{DL}, \mathrm{av}}=\frac{V_{o}}{P \cdot R_{o}} \tag{9}
\end{equation*}
$$

Then, since the operating duty cycle $D$ is much larger than the duty loss $\Delta D$ in most of the operating region, positive and negative peak values $I_{L 2,+\mathrm{pk}}$ and $I_{L 2,-\mathrm{pk}}$ of the inductor current $I_{L 2}$ can be approximated by

$$
\begin{align*}
& I_{L 2,+\mathrm{pk}} \approx \frac{2 \cdot V_{o}}{(1-D) \cdot P \cdot R_{o}}  \tag{10}\\
& I_{L 2,-\mathrm{pk}} \approx \frac{2 \cdot V_{o}}{D \cdot P \cdot R_{o}} \tag{11}
\end{align*}
$$

These peak values decrease as $P$ increases, but they do not depend on $N$. Also, by applying volt-second principle to inductor $L_{2}$ during $D_{1} T$ and $D_{2} T, D_{1}$, and $D_{2}$ can be obtained by

$$
\begin{align*}
D_{1} & =\frac{I_{L 2,+\mathrm{pk}} \cdot L_{2}}{V_{C 1} \cdot T_{S}}  \tag{12}\\
D_{2} & =\frac{I_{L 2,-\mathrm{pk}} \cdot L_{2}}{V_{C 1} \cdot T_{S}} \tag{13}
\end{align*}
$$

From (2), (3), (10)-(13), the I-O voltage gain of the proposed converter can be obtained by

$$
\begin{equation*}
\frac{V_{o}}{V_{i}}=\frac{D \alpha-\alpha+\sqrt{\alpha\left(D^{2} \alpha-2 D \alpha+\alpha+2 \beta+2 \beta N\right)}}{\beta} \tag{14}
\end{equation*}
$$

where $\alpha=D R_{o} P$ and $\beta=4 f_{s} L_{2}$.

Using (14) the effective voltage gain of the proposed converter is plotted as shown in Fig. 4. Even though there is a slight drop off the ideal voltage gain which is caused by duty loss $\Delta D$, the effective voltage gain of the proposed converter is almost $N+$ 1 times compared to that of the conventional boost converter. This is a very desirable feature in high step-up applications since reduced duty ratio leads to reduced current stresses on the components, resulting in increased efficiency.

The duty loss $\Delta D$ is drawn as a function of the output power in Fig. 5. The duty loss increases linearly as the output power increases. Also, we can see that the larger the inductance value is the larger the duty loss is. The duty loss can be reduced by choosing smaller inductance $L_{2}$, but this reduces ZVS range of lower switch $S_{L}$, as shown in (16). Therefore, inductance $L_{2}$ should be properly chosen considering a tradeoff of switching loss and voltage gain.

## C. ZVS Characteristic for Main Switch

ZVS of the upper and lower switches of each leg depends on the difference of the filter inductor current $i_{L 1}$ and auxiliary inductor current $i_{L 2}$ as shown in Fig. 2. The ZVS current for lower (upper) switch, $I_{\mathrm{SL}, \mathrm{ZVS}}\left(I_{\mathrm{SU}, \mathrm{ZVS}}\right)$, is the positive (negative) peak of $i_{L 1}-i_{L 2}$ when the upper (lower) switch is turned off. To ensure the ZVS turn on of upper switch $\mathrm{S}_{U}$, the following condition should be satisfied:

$$
\begin{equation*}
\frac{1}{2} L_{2} I_{\mathrm{SU}, \mathrm{ZVS}}^{2}>\frac{1}{2}\left(C_{\mathrm{os} 1}+C_{\mathrm{os} 2}\right)\left(\frac{V_{i}}{1-D}\right)^{2} \tag{15}
\end{equation*}
$$

where $C_{\mathrm{os} 1}$ and $C_{\mathrm{os} 2}$ are the output capacitances of lower switch $\mathrm{S}_{\mathrm{L}}$ and upper switch $\mathrm{S}_{\mathrm{U}}$, respectively. In fact, the condition of (15) can easily be satisfied, and ZVS of upper switch $S_{U}$ can be achieved over the whole load range. To ensure the ZVS turn on of lower switch $\mathrm{S}_{\mathrm{L}}$, the following condition should be


Fig. 3. Key waveforms associated with the $n p$ th cell of the generalized high step-up dc-dc converter.
satisfied:

$$
\begin{equation*}
\frac{1}{2} L_{2} I_{\mathrm{SL}, \mathrm{ZVS}}^{2}>\frac{1}{2}\left(C_{\mathrm{os} 1}+C_{\mathrm{os} 2}\right)\left(\frac{V_{i}}{1-D}\right)^{2} \tag{16}
\end{equation*}
$$

Equation (16) may not be satisfied under the conditions of small auxiliary inductance, large input filter inductance, and/or light load. Increasing auxiliary inductance to enlarge the ZVS region makes the duty loss $\Delta D$ large [21]. Alternatively, in order to enlarge the ZVS region, the input inductance can be decreased so that $I_{\text {SL, ZVS }}$ can be increased. However, decreasing the input filter inductance increases the current rating of the power devices, and therefore, the input filter inductance should be properly chosen considering a tradeoff between the ZVS region and the device current ratings. Therefore, ZVS for lower switch $S_{L}$ can be achieved more easily with smaller value of $L_{1}$ and/or larger value of $L_{2}$ at the cost of the large current ripple. A tradeoff of switching loss and conduction loss should be considered. The quasi-square-wave ZVS turn-off can be achieved


Fig. 4. Voltage gain as a function of the duty ratio $\left(P=1, L_{2}=4 \mu \mathrm{H}, f_{s}=\right.$ $70 \mathrm{kHz}, P_{o}=1.5 \mathrm{~kW}$ ).


Fig. 5. Duty loss as a function of the output power $\left(N=1, P=1, f_{s}=\right.$ $70 \mathrm{kHz}, D=0.6$ ).
by adding a small capacitor across the switches even though this may somewhat degrade the ZVS turn-on performance.

## III. Design Example

In this section, two design examples are presented to illustrate how to determine optimum values of $N$ and $P$ for given two specifications: 1) high step-up application and 2) higher power application.

## A. High Step-Up Application

An example specification for the high step-up application is given as follows:

$$
\begin{array}{ll}
P_{o}=1.5 \mathrm{~kW}, & V_{o}=380 \mathrm{~V}, \\
L_{2}=4 \mu \mathrm{H}, & V_{i}=40 \mathrm{~V}, \\
& f_{s}=70 \mathrm{kHz},
\end{array} \quad \Delta I_{s}=10 \%, \quad \Delta V_{o}=3 \% .
$$

First, the effective and actual duty cycles that affect the voltage ratings of switches, diodes, and capacitors are calculated for

TABLE I
Component Voltage Ratings ( $P_{o}=1.5 \mathrm{~kW}, V_{I}=40 \mathrm{~V}, V_{o}=380 \mathrm{~V}$ )

|  |  | $\mathbf{N}=\mathbf{1}$ | $\mathbf{N}=\mathbf{2}$ | $\mathbf{N}=\mathbf{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| Duty | D | 0.82 | 0.71 | 0.62 |
|  | $\left(\mathrm{D}_{\mathrm{eff}}\right)$ | $(0.79)$ | $(0.69)$ | $(0.58)$ |
| Switches, $\mathrm{C}_{1}$ | $\mathrm{~V}_{\mathrm{pk}}$ | 220 V | 150 V | 112 V |
| Diodes, $\mathrm{C}_{3}$ | $\mathrm{~V}_{\mathrm{pk}}$ | 162 V | 115 V | 90 V |
| $\mathrm{C}_{2}$ | $\mathrm{~V}_{\mathrm{pk}}$ | 213 V | 260 V | 285 V |

TABLE II
Component Current Ratings $\left(P_{o}=1.5 \mathrm{~kW}, V_{I}=40 \mathrm{~V}, V_{o}=380 \mathrm{~V}\right.$, $N=2$ )

|  |  | $\mathbf{P}=\mathbf{1}$ | $\mathbf{P}=\mathbf{2}$ | $\mathbf{P}=\mathbf{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| Switches | $\mathrm{I}_{\text {rms }}$ | 21 A | 10.8 A | 8.3 A |
| Diodes | $\mathrm{I}_{\text {avr }}$ | 4.1 A | 2 A | 1.4 A |
| $\mathrm{C}_{2}$ | $\mathrm{I}_{\text {rms }}$ | 9.8 A | 4.4 A | 3.4 A |
| $\mathrm{C}_{1}$ | $\mathrm{I}_{\text {rms }}$ | 12 A | 5 A | 4 A |



Fig. 6. Circuit diagram of the proposed converter with $N=2$ and $P=1$ ( $P_{o}=1.5 \mathrm{~kW}, V_{i}=40 \mathrm{~V}, V_{o}=380 \mathrm{~V}$ ).
several cases of $N$, and the resultant component voltage ratings are listed in Table I. Note that the voltage gain of 9.5 is achieved using the actual duty cycles of $0.82,0.71$, and 0.62 with $N=$ $1, N=2$, and $N=3$, respectively. It should be noted that choosing higher value of $N$ reduces the required duty cycle, resulting in reduced voltage rating of the component. However, this in turn increases the numbers of components. Therefore, $N$ is chosen to be as low as possible if voltage ratings of the components are within some limit so that proper components can be selected from the manufacture. In this example, $N$ is chosen to be 2 so that MOSFETs with voltage rating of less than 200 V and Schottky diodes with voltage rating of 150 V can be used. Now, with $N=2$ the current ratings of the components can be calculated for several cases of $P$, as shown in Table II. In this example, $P=1$ is chosen since the current ratings are within proper limits. The circuit topology with $N=2$ and $P=1$ is shown in Fig. 6.

Fig. 7 shows key waveforms of the proposed converter with $N=2$ and $P=1$. The two switch legs are interleaved with $180^{\circ}$ phase shift, and the upper and lower switches of each leg are operated with asymmetrical complementary switching to regulate the output voltage. The converter has eight operating


Fig. 7. Key waveforms of the proposed converter with $N=2$ and $P=1$.
modes within each operating cycle. Fig. 8 shows the equivalent circuits of the eight operating modes.

## B. Higher Power Application

An example specification for higher power application is given as follows:

$$
\begin{aligned}
& P_{o}=10 \mathrm{~kW}, \quad V_{o}=200 \mathrm{~V}, \quad V_{i}=40 \mathrm{~V}, \\
& L_{2}=4 \mu \mathrm{H}, \quad f_{s}=50 \mathrm{kHz}, \quad \Delta I_{s}=10 \%, \quad \Delta V_{o}=3 \%
\end{aligned}
$$

The effective and actual duty cycle are calculated for several cases of $N$, and the component voltage ratings are listed in Table III. Note that the voltage gain of 5 is achieved using the actual duty cycles of 0.65 and 0.48 with $N=1$ and $N=$ 2 , respectively. In this example, $N$ is chosen to be 1 since MOSFETs with voltage rating of less than 150 V and Schottky diodes with voltage rating of 120 V can be used, respectively. Now, with $N=1$ the current ratings of the components can be calculated for several cases of $P$, as shown in Table II-B. In the example $P=2$ is chosen, and the circuit topology with $N=1$ and $P=2$ is shown in Fig. 9.


Fig. 8. Operation modes of the proposed converter with $N=2$ and $P=1$.


Fig. 9. Circuit diagram of the proposed converter with $N=1$ and $P=2$ ( $P_{o}=10 \mathrm{~kW}, V_{i}=40 \mathrm{~V}, V_{o}=200 \mathrm{~V}$ ).

TABLE III
Component Voltage Ratings $\left(P_{o}=10 \mathrm{~kW}, V_{I}=40 \mathrm{~V}, V_{o}=200 \mathrm{~V}\right)$

|  |  | $\mathbf{N}=\mathbf{1}$ | $\mathbf{N}=\mathbf{2}$ | $\mathbf{N}=\mathbf{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| Duty | D | 0.65 | 0.48 | 0.36 |
|  | $\left(\mathrm{D}_{\mathrm{eff}}\right)$ | $(0.6)$ | $(0.4)$ | $(0.2)$ |
| Switches, $\mathrm{C}_{1}$ | $\mathrm{~V}_{\mathrm{pk}}$ | 115 V | 90 V | 65 V |
| Diodes, $\mathrm{C}_{3}$ | $\mathrm{~V}_{\mathrm{pk}}$ | 95 V | 80 V | 64 V |
| $\mathrm{C}_{2}$ | $\mathrm{~V}_{\mathrm{pk}}$ | 112 V | 140 V | 158 V |

From the aforementioned two design examples, it can be seen that flexibility in device selection that can be achieved by choosing proper $N$ and $P$ may result in a viable and low cost solution even under harsh design specifications.

## C. Performance Comparison

In this section, the proposed converter is compared to the couple inductor converter [17] and the multiplier cell converters [20] that are high step-up interleaved soft-switching dc-dc converters recently proposed. The comparison has been performed in terms of utilization ratio of switching devices and energy volume of passive components, etc., and the results are listed in Table V. The switch utilization ratio of the proposed converter is comparatively small, which is a disadvantage of the proposed converter. Meanwhile, the diode utilization ratio of the proposed converter is significantly large compared to the conventional ones. Also, the voltage rating of the diode is small so

TABLE IV
Component Current Ratings $\left(P_{o}=10 \mathrm{~kW}, V_{I}=40 \mathrm{~V}, V_{o}=200 \mathrm{~V}\right.$, $N=1)$

|  |  | $\mathbf{P}=\mathbf{1}$ | $\mathbf{P}=\mathbf{2}$ | $\mathbf{P}=\mathbf{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| Switches | $\mathrm{I}_{\mathrm{rms}}$ | 260 A | 140 A | 90 A |
| Diodes | $\mathrm{I}_{\text {avr }}$ | 50 A | 28 A | 18 A |
| $\mathrm{C}_{2}$ | $\mathrm{I}_{\text {rms }}$ | 112 A | 58 A | 40 A |
| $\mathrm{C}_{1}$ | $\mathrm{I}_{\mathrm{rms}}$ | 150 A | 57 A | 37 A |

that Shottkey diodes can be used. The multiplier cell converter could have considerable reverse recovery associated problem, which may result in limitation in switching frequency. The coupled inductor converter has considerable total energy volume of the inductor and, in general, it is difficult to apply to high power due to problems associated with leakage inductance of the coupled inductor. The proposed converter does not have serious problems associated with diode reverse recovery and magnetic coupling so that it is suitable to achieve high frequency and high power in high step-up applications.

## IV. EXperimental Results

A prototype of the proposed converter with $N=2$ and $P=$ 1 (see Fig. 6) has been built with the specification used in Section III-A. Both lower and upper switches are implemented with IXYS IXTQ69N30P ( $300 \mathrm{~V}, 69 \mathrm{~A}, 49 \mathrm{~m} \Omega$ ) MOSFET. Fast recovery diodes of International Rectifier MUR820 (200 V, 8 A, 25 ns ) are used for all rectifier diodes. Input filter inductor $L_{1}$ and auxiliary inductor $L_{2}$ are $50 \mu \mathrm{H}$ and $4 \mu \mathrm{H}$, respectively. The designed values of auxiliary capacitors $C_{2,11}$ and $C_{2,12}$ are $10 \mu \mathrm{~F} 260 \mathrm{~V}$ and $10 \mu \mathrm{~F} 150 \mathrm{~V}$, respectively. An off-the-shelf film capacitor of $20 \mu \mathrm{~F} 600 \mathrm{~V}$ was used for all auxiliary and output capacitors.

The experimental waveforms of the proposed scheme are shown in Fig. 10. Fig. 10(a) shows the voltage and current waveforms of the auxiliary inductor $L_{2,21}$. Fig. 10(b) and (c) illustrates that both upper switch $S_{U, 21}$ and lower switch $S_{L, 21}$ are being turned on with ZVS. Fig. 10(d) and (e) shows that diode $D_{U, 21}$ and $\mathrm{D}_{L, 21}$ are being turned off with ZCS. The measured and calculated efficiencies are shown in Fig. 11. The

TABLE V
Comparison Between Conventional High Step-Up Interleaved Soft-Switching Converters and Proposed Converter $\left(P_{o}=1.5 \mathrm{~kW}, V_{I}=40 \mathrm{~V}, V_{o}=380 \mathrm{~V}, f_{s}=70 \mathrm{kHz}, \Delta I_{s}=5 \%, \Delta V_{o}=1 \%\right)$

|  |  | Coupled Inductor | Multiplier Cells | Proposed |
| :---: | :---: | :---: | :---: | :---: |
| Chosen topology |  | $\begin{aligned} & \text { Fig. } 2 \text { of [17] } \\ & \mathrm{n}=1, \mathrm{k}=0.987 \end{aligned}$ | $\begin{gathered} \text { Fig. } 40 \text { of }[20] \\ M=2, P=2 \end{gathered}$ | $\begin{gathered} \text { Fig. } 6 \\ \mathrm{~N}=2, \mathrm{P}=1 \end{gathered}$ |
| Operating duty cycle |  | 0.69 | 0.69 | 0.71 |
| Switches | $\mathrm{V}_{\mathrm{pk}}, \mathrm{I}_{\mathrm{pk}}$ | $\begin{gathered} 2 \times 160 \mathrm{~V}, 38.8 \mathrm{~A} \\ 2 \times 160 \mathrm{~V}, 9.2 \mathrm{~A} \\ \hline \end{gathered}$ | $2 \times 164 \mathrm{~V}, 38.3 \mathrm{~A}$ | $\begin{aligned} & 2 \times 142 \mathrm{~V}, 27.3 \mathrm{~A} \\ & 2 \times 142 \mathrm{~V}, 26.3 \mathrm{~A} \end{aligned}$ |
|  | q | 4 | 2 | 4 |
|  | U | 15.8 | 11.9 | 9.8 |
|  | Switching method | ZVZCS | ZCS | ZVZCS |
| Diodes | $\mathrm{V}_{\mathrm{pk}}, \mathrm{I}_{\mathrm{pk}}$ | $\begin{gathered} 2 \times 224 \mathrm{~V}, 13.9 \mathrm{~A} \\ 2 \times 160 \mathrm{~V}, 19.4 \mathrm{~A} \\ 2 \times 90 \mathrm{~V}, 38.4 \mathrm{~A} \\ 2 \times 90 \mathrm{~V}, 9.03 \mathrm{~A} \\ \hline \end{gathered}$ | $\begin{aligned} & 2 \times 260 \mathrm{~V}, 16.8 \mathrm{~A} \\ & 3 \times 250 \mathrm{~V}, 20.3 \mathrm{~A} \\ & 2 \times 254 \mathrm{~V}, 18.9 \mathrm{~A} \\ & 3 \times 150 \mathrm{~V}, 20.3 \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{gathered} 2 \times 120 \mathrm{~V}, 22.6 \mathrm{~A} \\ 2 \times 120 \mathrm{~V}, 8.1 \mathrm{~A} \end{gathered}$ |
|  | q | 8 | 10 | 4 |
|  | $\mathrm{U}^{*}$ | 8.1 | 3.7 | 26.2 |
|  | Reverse recovery problem | negligible | $\mathrm{D}_{\mathrm{M} 1}$ and $\mathrm{D}_{\mathrm{M} 2}$ are considerable | negligible |
| $\begin{aligned} & \text { Total energy volume of Inductors } \\ & \left(\Sigma \mathrm{LI}^{2}\right) \end{aligned}$ |  | 8.3 | 1.8 | 1 |
| Total energy volume of Capacitors$\left(\Sigma C V^{2}\right)$ |  | 1 | 1.6 | 2.7 |

${ }^{*} \mathrm{U}$ (Utilization factor) $=\frac{P_{0}}{V_{\mathrm{pk}} \times \mathrm{I}_{\mathrm{pk}} \times \mathrm{q}}, \quad$ where $\mathrm{q}=$ number of components

(a)

(c)

(b)

(d)

(e)

Fig. 10. Experimental waveforms of the proposed converter with $N=2$ and $P=1$. (a) Voltage and current waveforms of the auxiliary inductor $L_{2,21}$. (b) Voltage and current waveforms of the upper switch $S_{U, 21}$. (c) Voltage and current waveforms of the lower switch $\mathrm{S}_{L, 21}$. (d) Voltage and current waveforms of the upper diode $D_{U, 21}$. (e) Voltage and current waveforms of the lower diode $\mathrm{D}_{L, 21}$.


Fig. 11. Efficiency of the proposed converter.

TABLE VI
Calculated Power Losses at Full Load Condition

| Loss composition |  | $\operatorname{Loss}(\mathrm{W})$ |
| :---: | :---: | :---: |
| Upper switches | switching | 6.2 |
|  | conduction | 4.4 |
| Lower switches | switching | 23.7 |
|  | conduction | 26.3 |
| Diodes | conduction | 27.1 |
| Others |  | 16 |
| Total losses |  | 103.7 |



Fig. 12. Photograph of the $1.5-\mathrm{kW}$ soft-switched CCM boost converter prototype.
measured efficiency of the proposed converter maintains over $92 \%$ in most of the load range. The peak efficiency of $94.7 \%$ was measured at $1-\mathrm{kW}$ load. Fig. 12 shows the photograph of power circuit of the prototype. The calculated power losses under full load condition are listed in the Table VI. It indicates that the power loss associated with lower switches, which is
approximately $50 \%$ of the total loss, is the dominant source of the losses at full load condition.

## V. Conclusion

In this paper, new soft-switched continuous-conductionmode (CCM) boost converters suitable for high voltage and high-power application have been proposed. Given output voltage and power level, an optimized circuit can be configured by determining proper numbers of series and parallel connection of basic cells, which leads to flexibility in device selection resulting in high component availability and easy thermal distribution.

The proposed converter has the following features.

1) ZVS turn-on of the active switches in CCM.
2) Negligible diode reverse recovery due to ZCS turn-off of the diodes.
3) Greatly reduced components' voltage ratings.
4) Reduced energy volumes of passive components due to interleaving effect.
Two design examples are shown to illustrate how to determine the optimum circuit configuration. Experimental results from a $1.5-\mathrm{kW}$ prototype have been provided, and the peak efficiency of $94.7 \%$ was measured at 1 kW .

## REFERENCES

[1] K. Hirachi, M. Yamanaka, K. Kajiyama, and S. Isokane, "Circuit configuration of bidirectional DC/DC converter specific for small scale load leveling system," in Proc. IEE Power Conv. Conf., Apr. 2002, vol. 2, pp. 603-609.
[2] Q. Zhao and F. C. Lee, "High-efficiency, high step-up DC-DC converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 65-73, Jan. 2003.
[3] T. J. Liang and K. C. Tseng, "Analysis of integrated boost-flyback step-up converter," in Proc. IEE Electr. Power Appl., Mar. 2005, vol. 152, no. 2, pp. 217-225.
[4] R. J. Wai and R. Y. Duan, "High-efficiency DC/DC converter with high voltage gain," in Proc. IEE Electr. Power Appl., Jul. 2005, vol. 152, no. 4, pp. 793-802.
[5] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched coupled-inductor cell for DC-DC converters with very large conversion ratio," IEEE Int. Conf. (IECON), pp. 2366-2371, Nov. 2006.
[6] M. S. Makowski, "Realizability conditions and bounds on synthesis of switched-capacitor dc-dc voltage multiplier circuits," IEEE Trans. Circuits Syst. I. Fundam. Theory Appl., vol. 44, no. 8, pp. 684-691, Aug. 1997.
[7] O. C. Mak, Y. C. Wong, and A. Ioinovici, "Step-up DC power supply based on a switched-capacitor circuit," IEEE Trans. Ind. Electron., vol. 42, no. 1, pp. 90-97, Feb. 1995.
[8] O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switching-mode converter with high voltage gain using a switchedcapacitor circuit," IEEE Trans. Circuits Syst.-I, vol. 50, no. 8, pp. 10981102, Aug. 2003.
[9] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Transformerless DC-DC converters with a very high DC line-to-load voltage ratio," in Proc. Circuits Syst., Int. Symp. Circuits Syst. (ISCAS), May 2003, vol. 3, pp. III435III438.
[10] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/ switched-inductor structures for getting transformerless hybrid DC-DC PWM converters," IEEE Trans. Circuits Syst. I: Regul. Paper, vol. 55, no. 2, pp. 687-696, Mar. 2008.
[11] E. H. Ismail, M. A. Al-Saffar, A. J. Sabzali, and A. A. Fardoun, "A family of single-switch PWM converters with high step-up conversion ratio," IEEE Trans. Circuits Syst. I: Regul. Paper, vol. 55, no. 4, pp. 1159-1171, May 2008.
[12] R. Giral, L. S. Martinez, and S. Singer, "Interleaved converters operation based on CMC," IEEE Trans. Power Electron., vol. 14, no. 4, pp. 643-652, Jul. 1999.
[13] P. W. Lee, Y. S. Lee, D. K. Cheng, and X. C. Liu, "Steady-state analysis of an interleaved boost converter with coupled inductors," IEEE Trans. Ind. Electron., vol. 47, no. 4, pp. 787-795, Aug. 2000.
[14] B. Huang, I. Sadli, J. P. Martin, and B. Davat, "Design of a high power, high step-up non-isolated DC-DC converter for fuel cell applications," IEEE Vehicle Power Propulsion Conf. (VPPC), pp. 1-6, Sep. 2006.
[15] L. Palma, M. H. Todorovic, and P. Enjeti, "A high gain transformer-less DC-DC converter for fuel-cell applications," IEEE Power Electron. Spec. Conf. (PESC), pp. 2514-2520, Jun. 2005.
[16] D. Coutellier, V. G. Agelidis, and S. Choi, "Experimental verification of floating-output interleaved-input DC-DC high-gain transformer-less converter topologies," IEEE Power Electron. Spec. Conf. (PESC), pp. 562568, Jun. 2008.
[17] R. N. A. L. Silva, G. A. L. Henn, P. P. Praça, L. H. S. C. Barreto, D. S. Oliveira, Jr., and F. L. M. Antunes, "Soft-switching interleaved boost converter with high voltage gain," IEEE Power Electron. Spec. Conf. (PESC), pp. 4157-4161, Jun. 2008.
[18] W. Li and X. He, "High step-up soft switching interleaved boost converters with cross-winding-coupled inductors and reduced auxiliary switch number," IET Power Electron., vol. 2, no. 2, pp. 125-133, Mar. 2009.
[19] W. Li, Y. Deng, R. Xie, J. Shi, and X. He, "Interleaved ZVT boost converters with winding-coupled inductors and built-in LC low pass output filter suitable for distributed fuel cell generation system," IEEE Power Electron. Spec. Conf. (PESC), pp. 697-701, Jun. 2007.
[20] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC-DC converters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 871-887, Mar. 2008.
[21] S. Park and S. Choi, "Soft-switched CCM boost converters with high voltage gain for high-power applications," IEEE Trans. Power Electron., vol. 25, no. 5, pp. 1211-1217, May 2010.

Author's photographs and biographies not available at the time of publication.


[^0]:    Manuscript received March 9, 2010; revised June 5, 2010 and August 23, 2010; accepted October 6, 2010. Date of current version October 5, 2011. This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea Government (MEST) (No. 2010-0014433). Recommended for publication by Associate Editor J. Biela.
    S. Park is with Intech FA Company, Yongin 413-5, Korea (e-mail: sspark@intech-fa.co.kr).
    Y. Park is with LG Electronics, Seoul 153-802, Korea (e-mail: john99.park@lge.com).
    S. Choi is with the Department of Control and Instrumentation Engineering, Seoul National University of Science and Technology, Nowon-Ku, Seoul 139743, Korea (e-mail: schoi@ snut.ac.kr).
    W. Choi is with Soongsil University, Seoul 156-743, Korea (e-mail: cwj777@ssu.ac.kr).
    K.-B. Lee is with Ajou University, Suwon 443-749, Korea (e-mail: kyl@ajou.ac.kr).

    Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

    Digital Object Identifier 10.1109/TPEL.2010.2089698

